Regviz

Espressif Systems /ESP32-P4 /AHB_DMA /IN_CONF0_CH1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IN_CONF0_CH1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/AHB_DMA/IN_CONF0_CH1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IN_RST_CH)IN_RST_CH 0 (IN_LOOP_TEST_CH)IN_LOOP_TEST_CH 0 (INDSCR_BURST_EN_CH)INDSCR_BURST_EN_CH 0 (IN_DATA_BURST_EN_CH)IN_DATA_BURST_EN_CH 0 (MEM_TRANS_EN_CH)MEM_TRANS_EN_CH 0 (IN_ETM_EN_CH)IN_ETM_EN_CH

Description

Configure 0 register of Rx channel 0

Fields

IN_RST_CH

This bit is used to reset AHB_DMA channel 0 Rx FSM and Rx FIFO pointer.
IN_LOOP_TEST_CH

reserved
INDSCR_BURST_EN_CH

Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM.
IN_DATA_BURST_EN_CH

Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM.
MEM_TRANS_EN_CH

Set this bit 1 to enable automatic transmitting data from memory to memory via AHB_DMA.
IN_ETM_EN_CH

Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm task.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data